



US009054015B2

(12) **United States Patent**  
**Ihori et al.**

(10) **Patent No.:** **US 9,054,015 B2**  
(45) **Date of Patent:** **\*Jun. 9, 2015**

(54) **SOLID-STATE IMAGING DEVICE  
INCLUDING AN IMAGING  
PHOTODETECTING SECTION WITH A TWO  
DIMENSIONAL ARRAY OF PIXEL UNITS  
AND AN OPERATION CONTROL SECTION**

USPC ..... 250/208.1, 214 R, 370.08, 370.09,  
250/336.1; 378/19, 20; 348/292-313;  
257/290-292, 440  
See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

6,069,935 A 5/2000 Schick et al.  
6,307,915 B1 10/2001 Fröjdh

(Continued)

FOREIGN PATENT DOCUMENTS

CN 1801901 7/2006  
CN 101433079 5/2009

(Continued)

OTHER PUBLICATIONS

International Preliminary Report on Patentability ("IPRP") dated  
Nov. 15, 2012 that issued in WO Patent Application No. PCT/  
JP2011/052654.

(Continued)

*Primary Examiner* — Que T Le

(74) *Attorney, Agent, or Firm* — Drinker Biddle & Reath  
LLP

(57) **ABSTRACT**

The solid-state imaging device **1** includes an imaging photo-  
detecting section **10**, a trigger photodetecting section **20**, a  
row selection section **30**, a column selection section **40**, a  
holding section **50**, a pixel data output section **60**, a trigger  
data output section **70**, and a control section **80**. In a shutter  
method of the solid-state imaging device **1**, the start of a  
charge accumulation period is common to all rows of the  
imaging photodetecting section **10**, while the end of the  
charge accumulation period varies row by row of the imaging  
photodetecting section **10**, and there is a signal readout period  
subsequent to the charge accumulation period in each row of  
the imaging photodetecting section **10**. Accordingly, a solid-  
state imaging device that can perform high-accuracy imaging  
even when the incident period of light to be imaged is con-  
siderably short is realized.

**6 Claims, 15 Drawing Sheets**

(75) Inventors: **Atsushi Ihori**, Hamamatsu (JP);  
**Yukinobu Sugiyama**, Hamamatsu (JP);  
**Keisuke Nakao**, Hamamatsu (JP)  
(73) Assignee: **HAMAMATSU PHOTONICS K.K.**,  
Hamamatsu-shi, Shizuoka (JP)  
(\*) Notice: Subject to any disclaimer, the term of this  
patent is extended or adjusted under 35  
U.S.C. 154(b) by 144 days.  
This patent is subject to a terminal dis-  
claimer.

(21) Appl. No.: **13/640,386**

(22) PCT Filed: **Feb. 8, 2011**

(86) PCT No.: **PCT/JP2011/052653**

§ 371 (c)(1),

(2), (4) Date: **Jan. 24, 2013**

(87) PCT Pub. No.: **WO2011/129142**

PCT Pub. Date: **Oct. 20, 2011**

(65) **Prior Publication Data**

US 2013/0112851 A1 May 9, 2013

(30) **Foreign Application Priority Data**

Apr. 14, 2010 (JP) ..... P2010-093092

(51) **Int. Cl.**

**H01L 27/00** (2006.01)

**H01L 27/148** (2006.01)

(Continued)


(52) **U.S. Cl.**

CPC ..... **H01L 27/14843** (2013.01); **A61B 6/4208**  
(2013.01); **H01L 27/14609** (2013.01);

(Continued)

(58) **Field of Classification Search**

CPC ..... **H01L 27/14609**; **H01L 27/14643**;  
**H01L 27/14603**; **H04N 5/378**; **H04N 5/353**



(51) **Int. Cl.** FOREIGN PATENT DOCUMENTS

<b>H04N 5/32</b>	(2006.01)	EP	1 677 514	7/2006
<b>H04N 5/351</b>	(2011.01)	JP	9-131337	5/1997
<b>H04N 5/353</b>	(2011.01)	JP	11-155847	6/1999
<b>H04N 5/3745</b>	(2011.01)	JP	11-188033	7/1999
<b>A61B 6/00</b>	(2006.01)	JP	2002-505002	2/2002
<b>H01L 27/146</b>	(2006.01)	JP	2005-64550	3/2005
<b>A61B 6/14</b>	(2006.01)	JP	2005-160929	6/2005

(52) <b>U.S. Cl.</b>		JP	2006-148901	6/2006
CPC .....	<b>H04N5/32</b> (2013.01); <b>H04N 5/351</b>	JP	2006-191236	7/2006
	(2013.01); <b>H04N 5/3532</b> (2013.01); <b>H04N</b>	JP	2006-246961	9/2006
	<b>5/3745</b> (2013.01); <b>A61B 6/145</b> (2013.01); <b>A61B</b>	JP	2007-43324	2/2007
	<b>6/4233</b> (2013.01)	JP	2007-295189	11/2007
		JP	2008-131485	6/2008


(56) **References Cited** OTHER PUBLICATIONS


## U.S. PATENT DOCUMENTS


7,755,056 B2 *	7/2010	Bell .....	250/370.09
2003/0083564 A1	5/2003	Ghilmansarai et al.	
2010/0084564 A1	4/2010	Moody et al.	


International Preliminary Report on Patentability ("IPRP") dated Nov. 15, 2012 that issued in WO Patent Application No. PCT/JP2011/052653.

\* cited by examiner

**Fig.1**

**Fig.2**

**Fig.3**

**Fig.4**


**Fig.5**





Fig. 7






Fig. 8





Fig.9




**Fig.10**

**Fig.11**



**Fig.12**

**Fig.13**





**Fig.14**



Fig. 15



1

**SOLID-STATE IMAGING DEVICE  
INCLUDING AN IMAGING  
PHOTODETECTING SECTION WITH A TWO  
DIMENSIONAL ARRAY OF PIXEL UNITS  
AND AN OPERATION CONTROL SECTION**

TECHNICAL FIELD

The present invention relates to a solid-state imaging device having a photodetecting section where a plurality of photodiodes each of which generates charge of an amount according to an incident light amount are two-dimensionally arrayed, and more particularly, to a solid-state imaging device that can be suitably used for intraoral X-ray imaging.

BACKGROUND ART

A solid-state imaging device intended to be used for intraoral X-ray imaging has been disclosed in Patent Document 1. For such application, the incident period of X-rays to be imaged is considerably short, so that the solid-state imaging device must capture the timing of incidence of X-rays to image the X-rays. Therefore, the solid-state imaging device disclosed in Patent Document 1 includes not only an imaging photodetecting section where pixel units including photodiodes are two-dimensionally arrayed in order to take an X-ray image but also separately a trigger photodiode for detecting an incidence of X-rays. And, this solid-state imaging device detects an incidence of X-rays by monitoring an electrical signal output from the trigger photodiode and then obtains an X-ray image based on an electrical signal output from the imaging photodetecting section.

Moreover, solid-state imaging devices can be divided based on configuration into an APS (Active Pixel Sensor) type and a PPS (Passive Pixel Sensor) type. The solid-state imaging device disclosed in Patent Document 1 is of an APS type. A pixel unit in the case of an APS type includes a photodiode for generating charge of an amount according to an incident light amount, a floating diffusion region serving as a charge accumulating section for accumulating the charge, and an amplifying transistor having a gate electrode electrically connected with the floating diffusion region.

The APS type solid-state imaging device can, at the same timing in the plurality of pixel units of the photodetecting section, discharge a junction capacitance section of the photodiode and the floating diffusion region, generate charge in the photodiode, transfer the generated charge to the floating diffusion region, and accumulate the transferred charge in the floating diffusion region. Then, this solid-state imaging device can, in order row by row in the photodetecting section, output data according to an amount of charge accumulated in the floating diffusion region of each pixel unit from the amplifying transistor. This imaging operation is called a global shutter type.

In contrast thereto, in a rolling shutter type imaging operation, charge generation in the photodiode, charge accumulation, and data output are performed in order with a shift of the period row by row in the photodetecting section. In the rolling shutter type imaging operation, respective frames of image data obtained by imaging are data obtained at different times depending on the row.

In a global shutter type imaging operation, respective frames of image data obtained by imaging are data obtained at the same time regardless of the row. Therefore, when the

2

incident period of light to be imaged is considerably short as in intraoral X-ray imaging, the global shutter type imaging operation is preferred.

CITATION LIST

Patent Literature

Patent Document 1: Japanese Translation of PCT International Application No. 2002-505002

SUMMARY OF INVENTION

Technical Problem

However, in comparison with the rolling shutter type imaging operation, the global shutter type imaging operation has a problem that an output signal contains a lot of noise because complete correlated double sampling (CDS) cannot be performed, and the effect of charge leakage in a period during which charge is accumulated in the floating diffusion region within the pixel unit is exerted.

The present invention has been made in order to solve the above-described problem, and an object thereof is to provide a solid-state imaging device that can perform high-accuracy imaging even when the incident period of light to be imaged is considerably short.

Solution to Problem

A solid-state imaging device according to the present invention includes an imaging photodetecting section where  $M \times N$  pixel units  $P_{1,1}$  to  $P_{M,N}$  are two-dimensionally arrayed in  $M$  rows and  $N$  columns and a control section that controls operation of each pixel unit  $P_{m,n}$  of the imaging photodetecting section. Here,  $M$  and  $N$  are each an integer not less than 2,  $m$  is an integer not less than 1 and not more than  $M$ , and  $n$  is an integer not less than 1 and not more than  $N$ .

Moreover, each pixel unit  $P_{m,n}$  in the device includes a photodiode that generates charge of an amount according to an incident light amount, a first charge accumulating section that accumulates a charge generated in the photodiode, a second charge accumulating section to which a charge accumulated in the first charge accumulating section is transferred, a first initializing section that initializes charge accumulation in the first charge accumulating section, a second initializing section that initializes charge accumulation in the second charge accumulating section, a transfer section that transfers a charge accumulated in the first charge accumulating section to the second charge accumulating section, and an output section that outputs pixel data according to an amount of charge accumulated in the second charge accumulating section to a wiring line  $L_m$ .

Further, the control section in the device (a) ends an initializing operation by the first initializing section and starts a charge accumulating operation by the first charge accumulating section simultaneously for the  $M \times N$  pixel units  $P_{1,1}$  to  $P_{M,N}$  of the imaging photodetecting section, and (b) then, sequentially for each row of the imaging photodetecting section, for each pixel unit  $P_{m,n}$ , ends an initializing operation by the second initializing section and causes a charge transferring operation by the transfer section and a data outputting operation by the output section to be performed.

The solid-state imaging device according to the present invention can perform high-accuracy imaging even when the incident period of light to be imaged is considerably short.

### BRIEF DESCRIPTION OF DRAWINGS

FIG. 1 is a view showing a configuration of a solid-state imaging device 1 according to the present embodiment.

FIG. 2 is a view showing a circuit configuration of each of the pixel unit  $P_{m,n}$  and the holding circuit  $H_n$  included in the solid-state imaging device 1 according to the present embodiment.

FIG. 3 is a view showing a circuit configuration of a row selection section 30 included in the solid-state imaging device 1 according to the present embodiment.

FIG. 4 is a view for explaining a global shutter method.

FIG. 5 is a view for explaining a rolling shutter method.

FIG. 6 is a view for explaining a shutter method in the solid-state imaging device 1 according to the present embodiment.

FIG. 7 is a timing chart for explaining operation of the solid-state imaging device 1 according to the present embodiment.

FIG. 8 is a view showing examples of light incidence patterns.

FIG. 9 is a view for explaining a judgment on a light incidence start by a control section 80 included in the solid-state imaging device 1 according to the present embodiment.

FIG. 10 is a view showing a relationship between a judgment on a light incidence start and a charge accumulating operation start in the solid-state imaging device 1 according to the present embodiment.

FIG. 11 is a view for explaining a judgment on a light incidence end by the control section 80 included in the solid-state imaging device 1 according to the present embodiment.

FIG. 12 is a view for explaining a judgment on a light incidence end by the control section 80 included in the solid-state imaging device 1 according to the present embodiment.

FIG. 13 is a view showing a relationship between a judgment on a light incidence end and a charge accumulating operation end and signal readout in the solid-state imaging device 1 according to the present embodiment.

FIG. 14 is a view showing examples of light incidence patterns.

FIG. 15 is a timing chart for explaining operation of the solid-state imaging device 1 according to the present embodiment.

### DESCRIPTION OF EMBODIMENTS

Hereinafter, embodiments of the present invention will be described in detail with reference to the accompanying drawings. Also, the same components will be denoted with the same reference symbols in the description of the drawings, and overlapping description will be omitted.

FIG. 1 is a view showing a configuration of a solid-state imaging device 1 according to the present embodiment. The solid-state imaging device 1 shown in this figure includes an imaging photodetecting section 10, a trigger photodetecting section 20, a row selection section 30, a column selection section 40, a holding section 50, a pixel data output section 60, a trigger data output section 70, and a control section 80. In this figure, wiring lines between the elements are omitted or simplified.

Of these elements, at least the imaging photodetecting section 10 and the trigger photodetecting section 20 are formed on a common substrate. Moreover, on this substrate, preferably, the row selection section 30, the column selection section 40, the holding section 50, the pixel data output section 60, and the trigger data output section 70 are also formed. The control section 80 is preferably formed on this substrate, but may be provided separately from this substrate.

The imaging photodetecting section 10 is for taking an image of light made incident thereon, and includes pixel units  $P_{1,1}$  to  $P_{M,N}$  two-dimensionally arrayed in M rows and N columns. A pixel unit  $P_{m,n}$  is located on the m-th row and the n-th column. The M×N pixel units  $P_{1,1}$  to  $P_{M,N}$  have a common configuration, and include photodiodes that generate charge of amounts according to incident light amounts. Here, M and N are each an integer not less than 2, m is an integer not less than 1 and not more than M, and n is an integer not less than 1 and not more than N.

The trigger photodetecting section 20 is for detecting incidence of light, and includes a trigger photodiode that generates charge of an amount according to an incident light amount. The number and arrangement of trigger photodiodes included in the trigger photodetecting section 20 can be in various modes, but for detecting incidence of light at high sensitivity, it is preferable that a trigger photodiode(s) is provided so as to surround the imaging photodetecting section 10, and it is preferable that the photodetecting area is wide. It is preferable that the trigger photodetecting section 20 includes a single trigger photodiode provided surrounding the imaging photodetecting section 10 as illustrated, and alternatively, it is also preferable that the trigger photodetecting section includes a plurality of trigger photodiodes provided around the imaging photodetecting section 10 and connected in parallel to each other.

In addition, the imaging photodetecting section 10 and the trigger photodetecting section 20 may be covered with a scintillator. In this case, the solid-state imaging device 1 can take an X-ray image as well.

The row selection section 30 instructs each pixel unit  $P_{m,n}$  on accumulation of charge generated in the photodiode, and instructs on output of pixel data according to an amount of the charge. The row selection section 30 includes an M-stage shift register circuit, and can designate each row in the imaging photodetecting section 10 by an output bit of each stage of the shift register circuit.

The holding section 50 includes N holding circuits  $H_1$  to  $H_N$  having a common configuration. A holding circuit  $H_n$  is connected to the M pixel units  $P_{1,n}$  to  $P_{M,n}$  of the n-th column in the imaging photodetecting section 10 by a wiring line  $L_n$ , is input with pixel data output from any pixel unit  $P_{m,n}$  out of these, and holds and outputs the input pixel data. The holding circuit  $H_n$  can hold pixel data indicating a signal component superimposed with a noise component as well as hold pixel data indicating a noise component.

The column selection section 40 sequentially designates the N holding circuits  $H_1$  to  $H_N$  included in the holding section 50 to output pixel data held by the designated n-th holding circuit  $H_n$  to the pixel data output section 60. The column selection section 40 includes an N-stage shift register circuit, and can sequentially designate the N holding circuits  $H_1$  to  $H_N$  by an output bit of each stage of the shift register circuit.

The pixel data output section 60 includes a difference operation circuit 61 and an A/D converter circuit 62. The difference operation circuit 61 is input with pixel data (pixel data indicating a signal component superimposed with a noise component, and pixel data indicating a noise component) output sequentially from the N holding circuits  $H_1$  to  $H_N$ .

5

included in the holding section 50, and outputs pixel data (pixel data indicating a signal component from which a noise component has been removed) according to a difference in the data. The A/D converter circuit 62 is input with the pixel data (analog value) output from the difference operation circuit 61 to apply thereto A/D conversion, and outputs pixel data as a digital value Dout.

The trigger data output section 70 includes an I/V converter circuit 71 and an A/D converter circuit 72. The I/V converter circuit 71 is input with a current signal output from the trigger photodetecting section 20, and outputs a voltage value according to this current value. The A/D converter circuit 72 is input with the voltage value (analog value) output from the I/V converter circuit 71 to apply thereto A/D conversion, and outputs trigger data as a digital value.

The control section 80 controls operation of each pixel unit  $P_{m,n}$  of the imaging photodetecting section 10 via the row selection section 30. Moreover, the control section 80 also controls operation of each of the column selection section 40 and the pixel data output section 60. The control section 80 judges the start and end of a light incidence based on trigger data output from the trigger data output section 70, and performs control based on the judgment result.

FIG. 2 is a view showing a circuit configuration of each of the pixel unit  $P_{m,n}$  and the holding circuit  $H_n$  included in the solid-state imaging device 1 according to the present embodiment. In this figure, the pixel unit  $P_{m,n}$  is shown as a representative of the  $M \times N$  pixel units  $P_{1,1}$  to  $P_{M,N}$ , and the holding circuit  $H_n$  is shown as a representative of the  $N$  holding circuits  $H_1$  to  $H_N$ .

The pixel unit  $P_{m,n}$  is of an APS (Active Pixel Sensor) type, and includes a photodiode PD and four transistors T1 to T4. As shown in this figure, the transistor T1, the transistor T2, and the photodiode PD are connected in series in order, a reference voltage Vb1 is input to a drain terminal of the transistor T1, and an anode terminal of the photodiode PD is grounded. The transistor T3 and the transistor T4 are connected in series, a reference voltage Vb2 is input to a drain terminal of the transistor T3, and a source terminal of the transistor T4 is connected to the wiring line  $L_n$ . A connection point between the transistor T1 and the transistor T2 is connected to a gate terminal of the transistor T3. Moreover, the wiring line  $L_n$  is connected with a constant current source.

A reset(m) signal supplied from the row selection section 30 is input to a gate terminal of the transistor T1, a trans(m) signal supplied from the row selection section 30 is input to a gate terminal of the transistor T2, and an address(m) signal supplied from the row selection section 30 is input to a gate terminal of the transistor T4. The reset(m) signal, trans(m) signal, and address(m) signal are commonly input to the  $N$  pixel units  $P_{m,1}$  to  $P_{m,N}$  of the  $m$ -th row.

When the reset(m) signal and trans(m) signal are at high level, a junction capacitance section (first charge accumulating section) of the photodiode PD is discharged, and a floating diffusion region (second charge accumulating section) electrically connected to the gate terminal of the transistor T3 is discharged. When the reset(m) signal and trans(m) signal become low level after discharging and further when the address(m) signal becomes high level, a noise component is output from the pixel unit  $P_{m,n}$  to the wiring line  $L_n$ . When the reset(m) signal becomes low level and the trans(m) signal becomes high level, a charge that has been accumulated in the junction capacitance section (first charge accumulating section) of the photodiode PD is transferred to the floating diffusion region (second charge accumulating section) electrically connected to the gate terminal of the transistor T3, and when the address(m) signal becomes high level, a voltage

6

value according to the amount of charge accumulated in the floating diffusion region is output to the wiring line  $L_n$  as a signal component.

That is, the transistors T1, T2, as a result of becoming an ON state, act as a first initializing section for initializing charge accumulation in the junction capacitance section (first charge accumulating section) of the photodiode PD. The transistor T1, as a result of becoming an ON state, acts as a second initializing section for initializing charge accumulation in the floating diffusion region (second charge accumulating section). As a result of the transistor T1 becoming an OFF state and the transistor T2 becoming an ON state, these transistors T1, T2 act as a transfer section for transferring a charge that has been accumulated in the junction capacitance section (first charge accumulating section) of the photodiode PD to the floating diffusion region (second charge accumulating section). The transistor T4, as a result of becoming an ON state, acts as an output section for outputting pixel data according to the amount of charge accumulated in the floating diffusion region (second charge accumulating section).

The holding circuit  $H_n$  includes two capacitive elements  $C_1$ ,  $C_2$  and four switches  $SW_{11}$ ,  $SW_{12}$ ,  $SW_{21}$ ,  $SW_{22}$ . In this holding circuit  $H_n$ , the switch  $SW_{11}$  and the switch  $SW_{12}$  are connected in series and provided between the wiring line  $L_n$  and a wiring line Hline\_s, one end of the capacitive element  $C_1$  is connected to a connection point between the switch  $SW_{11}$  and the switch  $SW_{12}$ , and the other end of the capacitive element  $C_1$  is grounded. Moreover, the switch  $SW_{21}$  and the switch  $SW_{22}$  are connected in series and provided between the wiring line  $L_n$  and a wiring line Hline\_n, one end of the capacitive element  $C_2$  is connected to a connection point between the switch  $SW_{21}$  and the switch  $SW_{22}$ , and the other end of the capacitive element  $C_2$  is grounded.

In this holding circuit  $H_n$ , the switch  $SW_{11}$  opens and closes according to the level of a set\_s signal supplied from the column selection section 40. The switch  $SW_{21}$  opens and closes according to the level of a set\_n signal supplied from the column selection section 40. The set\_s signal and set\_n signal are commonly input to the  $N$  holding circuits  $H_1$  to  $H_N$ . The switches  $SW_{12}$ ,  $SW_{22}$  open and close according to the level of an hshift(n) signal supplied from the column selection section 40.

In this holding circuit  $H_n$ , a noise component that has been output from the pixel unit  $P_{m,n}$  to the wiring line  $L_n$  when the set\_n signal switches from high level to low level and the switch  $SW_{21}$  opens is held from then on as a voltage value out\_n(n) by the capacitive element  $C_2$ . A signal component that has been output from the pixel unit  $P_{m,n}$  to the wiring line  $L_n$  when the set\_s signal switches from high level to low level and the switch  $SW_{11}$  opens is held from then on as a voltage value out\_s(n) by the capacitive element  $C_1$ . Then, when the hshift(n) signal becomes high level, the switch  $SW_{12}$  closes, and the voltage value out\_s(n) that has been held by the capacitive element  $C_1$  is output to the wiring line Hline\_s, and the switch  $SW_{22}$  closes, and the voltage value out\_n(n) that has been held by the capacitive element  $C_2$  is output to the wiring line Hline\_n. A difference between the voltage value out\_s(n) and the voltage value out\_n(n) indicates pixel data according to the amount of charge generated in the photodiode PD of the pixel unit  $P_{m,n}$ .

FIG. 3 is a view showing a circuit configuration of the row selection section 30 included in the solid-state imaging device 1 according to the present embodiment. The row selection section 30 includes  $M$  partial circuits  $31_1$  to  $31_M$  having a common configuration. Each partial circuit  $31_m$  includes a latch circuit 32, a NOR circuit 33, an INV circuit 34, a NAND

circuit 35<sub>r</sub>, a NAND circuit 35<sub>r</sub>, a NAND circuit 35<sub>a</sub>, an INV circuit 36<sub>r</sub>, an INV circuit 36<sub>r</sub>, and an INV circuit 36<sub>a</sub>.

The respective latch circuits 32 of the M partial circuits 31<sub>1</sub> to 31<sub>M</sub> are cascade-connected to compose an M-stage shift register. When a D-signal that becomes high level only for a predetermined period is input to the latch circuit 32 of the first-stage partial circuit 31<sub>1</sub>, from then on, a shift(m) signal to be output from the latch circuit 32 of each partial circuit 31<sub>m</sub> sequentially becomes high level for a predetermined period.

The NOR circuit 33 of each partial circuit 31<sub>m</sub> is input with the shift(m) signal output from the latch circuit 32 as well as is input with a gs\_mode signal. The INV circuit 34 logically inverts a signal output from the NOR circuit 33, and outputs the logically inverted signal as an enable(m) signal. That is, the NOR circuit 33 and the INV circuit 34 of each partial circuit 31<sub>m</sub> output the enable(m) signal indicating a logical sum of the shift(m) signal and the gs\_mode signal.

The NAND circuit 35<sub>r</sub> of each partial circuit 31<sub>m</sub> is input with the enable(m) signal output from the INV circuit 34 as well as is input with a Vtrans signal. The INV circuit 36<sub>r</sub> logically inverts a signal output from the NAND circuit 35<sub>r</sub>, and outputs the logically inverted signal as a trans(m) signal. That is, the NAND circuit 35<sub>r</sub> and the INV circuit 36<sub>r</sub> of each partial circuit 31<sub>m</sub> output the trans(m) signal indicating a logical product of the enable(m) signal and the Vtrans signal.

The NAND circuit 35<sub>r</sub> of each partial circuit 31<sub>m</sub> is input with the enable(m) signal output from the INV circuit 34 as well as is input with a Vreset signal. The INV circuit 36<sub>r</sub> logically inverts a signal output from the NAND circuit 35<sub>r</sub>, and outputs the logically inverted signal as a reset(m) signal. That is, the NAND circuit 35<sub>r</sub> and the INV circuit 36<sub>r</sub> of each partial circuit 31<sub>m</sub> output the reset(m) signal indicating a logical product of the enable(m) signal and the Vreset signal.

The NAND circuit 35<sub>a</sub> of each partial circuit 31<sub>m</sub> is input with the shift(m) signal output from the latch circuit 32 as well as is input with a Vaddress signal. The INV circuit 36<sub>a</sub> logically inverts a signal output from the NAND circuit 35<sub>a</sub>, and outputs the logically inverted signal as an address(m) signal. That is, the NAND circuit 35<sub>a</sub> and the INV circuit 36<sub>a</sub> of each partial circuit 31<sub>m</sub> output the address(m) signal indicating a logical product of the shift(m) signal and the Vaddress signal.

Each of the gs\_mode signal, Vtrans signal, Vreset signal, and Vaddress signal is commonly input to the M partial circuits 31<sub>1</sub> to 31<sub>M</sub>. Moreover, these signals and the D-signal are supplied from the control section 80 to the row selection section 30. When the gs\_mode signal is at high level, the trans(m) signal to be output from each partial circuit 31<sub>m</sub> is always at the same level as that of the Vtrans signal, and the reset(m) signal to be output from each partial circuit 31<sub>m</sub> is also always at the same level as that of the Vreset signal.

In contrast thereto, when the gs\_mode signal is at low level, in response to the shift(m) signal to be output from the latch circuit 32 of each partial circuit 31<sub>m</sub> sequentially becoming high level for a predetermined period, the trans(m) signal to be output from each partial circuit 31<sub>m</sub> sequentially becomes the same level as that of the Vtrans signal for a predetermined period, and the reset(m) signal to be output from each partial circuit 31<sub>m</sub> also sequentially becomes the same level as that of the Vreset signal for a predetermined period.

Moreover, irrespective of the level of the gs\_mode signal, in response to the shift(m) signal to be output from the latch circuit 32 of each partial circuit 31<sub>m</sub> sequentially becoming high level for a predetermined period, the address(m) signal to be output from each partial circuit 31<sub>m</sub> sequentially becomes the same level as that of the Vaddress signal for a predetermined period.

Therefore, when the gs\_mode signal is at high level, the solid-state imaging device 1 can perform the same simultaneous operation for all pixels as in a global shutter type imaging operation with regard to the trans(m) signal and reset(m) signal to be supplied to each row. In contrast thereto, when the gs\_mode signal is at low level, the solid-state imaging device 1 can perform the same row-by-row operation as in a rolling shutter type imaging operation with regard to the trans(m) signal and reset(m) signal to be supplied to each row. Moreover, there is no difference with regard to the address(m) signal.

FIG. 4 is a view for explaining a global shutter method. FIG. 5 is a view for explaining a rolling shutter method. Moreover, FIG. 6 is a view for explaining a shutter method in the solid-state imaging device 1 according to the present embodiment. In these figures, the intensity of light that is made incident on the trigger photodetecting section 20 is shown, and the timing of the start of a light incidence that is detected based on trigger data output from the trigger data output section 70 is shown. Moreover, in these figures, the charge accumulation period during which charge is accumulated in the junction capacitance section (first charge accumulating section) of the photodiode PD and the signal readout period during which pixel data according to the amount of charge accumulated in the floating diffusion region (second charge accumulating section) is output from the transistor T4 are shown for each row in the imaging photodetecting section 10.

As shown in FIG. 4, in the global shutter method, the charge accumulation period is common to all rows of the imaging photodetecting section 10, and the signal readout period varies row by row of the imaging photodetecting section 10. In contrast thereto, as shown in FIG. 5, in the rolling shutter method, there is a signal readout period subsequent to a charge accumulation period in each row of the imaging photodetecting section 10, and these periods vary row by row of the imaging photodetecting section 10.

On the other hand, as shown in FIG. 6, in the shutter method of the solid-state imaging device 1 according to the present embodiment, the start of the charge accumulation period is common to all rows of the imaging photodetecting section 10, while the end of the charge accumulation period varies row by row of the imaging photodetecting section 10, and there is a signal readout period subsequent to a charge accumulation period in each row of the imaging photodetecting section 10. The solid-state imaging device 1 according to the present embodiment, by making the gs\_mode signal high level, can make the start of the charge accumulation period common to all rows in the imaging photodetecting section 10, and by making the gs\_mode signal low level, can perform ending of the charge accumulation period and signal readout sequentially row by row.

In any shutter method, the signal readout periods of the respective rows in the imaging photodetecting section 10 do not overlap each other. Also, in any shutter method, the charge accumulation period of each row of the imaging photodetecting section 10 is started after the timing (arrow in the figure) at which the start of a light incidence is detected based on trigger data output from the trigger data output section 70.

FIG. 7 is a timing chart for explaining operation of the solid-state imaging device 1 according to the present embodiment. This figure shows, in order from the top, the intensity of light incident on the trigger photodetecting section 20, an output current from the trigger photodetecting section 20, control (standby, charge accumulation, signal readout) by the control section 80, a charge accumulation period signal to be supplied to the row selection section 30 from the control

section 80, a reset(1) signal, trans(1) signal, and an address(1) signal to be supplied to each pixel unit of the first row, a reset(m) signal, trans(m) signal, and address(m) signal to be supplied to each pixel unit of the m-th row, a reset(M) signal, trans(M) signal, and address(M) signal to be supplied to each pixel unit of the M-th row, a gs\_mode signal to be supplied to the row selection section 30, and a digital value Dout to be output from the A/D converter circuit 62.

The control section 80 makes the imaging photodetecting section 10 on standby before a light incidence onto the trigger photodetecting section 20 is started. That is, the control section 80 makes the gs\_mode signal high level to make the reset(m) signal and trans(m) signal to be supplied to all pixel units  $P_{m,n}$  from the row selection section 30 be high levels equal to those of Vreset and Vtrans, respectively, and make the address(m) signal low level. Accordingly, in all pixel units  $P_{m,n}$ , the transistors T1, T2 both become an ON state, so that charge accumulation in the junction capacitance section (first charge accumulating section) of the photodiode PD is continuously initialized, and charge accumulation in the floating diffusion region (second charge accumulating section) connected to the gate terminal of the transistor T3 is also continuously initialized.

The control section 80, if judging that a light incidence onto the trigger photodetecting section 20 has been started, brings the imaging photodetecting section 10 into a charge accumulation period. That is, the control section keeps the gs\_mode signal high level to keep the reset(m) signal to be supplied to all pixel units  $P_{m,n}$  from the row selection section 30 be a high level equal to that of Vreset, change the trans(m) signal to a low level equal to that of Vtrans, and keep the address(m) signal low level. Accordingly, simultaneously in all pixel units  $P_{m,n}$ , the transistor T2 becomes an OFF state, so that the initializing operation for charge accumulation in the junction capacitance section (first charge accumulating section) of the photodiode PD ends, and the charge accumulating operation by this junction capacitance section (first charge accumulating section) is started. At this time, charge accumulation in the floating diffusion region (second charge accumulating section) connected to the gate terminal of the transistor T3 is continuously initialized.

Then, the control section 80, if judging that a light incidence onto the trigger photodetecting section 20 has been ended, brings the imaging photodetecting section 10 into a signal readout period. That is, the control section 80 causes signal readout to be performed sequentially for each row of the imaging photodetecting section 10 after changing the gs\_mode signal to low level. In signal readout from the pixel unit  $P_{m,n}$  of the m-th row, the control section changes the reset(m) signal to be supplied to the pixel unit  $P_{m,n}$  from the row selection section 30 to low level as well as changes the address(m) signal to high level, then makes the trans(m) signal high level only for a predetermined period, and then returns the address(m) signal to low level. Accordingly, in the pixel unit  $P_{m,n}$  of the m-th row, the transistor T1 becomes an OFF state as well as the transistor T4 becomes an ON state, then the transistor T2 becomes an ON state for a predetermined period, and then the transistor T4 returns to an OFF state.

In the pixel unit  $P_{m,n}$  of the m-th row, when the transistors T1, T2 are in an OFF state and the transistor T4 becomes an ON state, the initializing operation for charge accumulation in the floating diffusion region (second charge accumulating section) connected to the gate terminal of the transistor T3 ends, and data (noise component) output to the wiring line  $L_n$  from the pixel unit  $P_{m,n}$  is held as a voltage value out\_n(n) by the capacitive element  $C_2$  of the holding circuit  $H_n$ .

Then, in the pixel unit  $P_{m,n}$  of the m-th row, when the transistor T1 is in an OFF state and the transistors T2, T4 become an ON state, a charge that has been accumulated in the junction capacitance section (first charge accumulating section) of the photodiode PD is transferred to the floating diffusion region (second charge accumulating section), and pixel data according to the amount of charge accumulated in the floating diffusion region (second charge accumulating section) is output to the wiring line  $L_n$ . The data (signal component superimposed with a noise component) output to the wiring line  $L_n$  from the pixel unit  $P_{m,n}$  at this time is held as a voltage value out\_s(n) by the capacitive element  $C_1$  of the holding circuit  $H_n$ .

And, then, sequentially for each holding circuit  $H_n$ , the voltage value out\_s(n) that has been held by the capacitive element  $C_1$  is output to the wiring line Hline\_s, the voltage value out\_n(n) that has been held by the capacitive element  $C_2$  is output to the wiring line Hline\_n, and data (pixel data indicating a signal component from which a noise component has been removed) according to a difference between the voltage value out\_s(n) and the voltage value out\_n(n) is obtained by the difference operation circuit 61. Further, the pixel data (analog value) output from the difference operation circuit 61 is AD converted by the A/D converter circuit 62, and a digital value  $D_n$  according to the pixel data is output. This digital value  $D_n$  indicates the amount of charge generated in the photodiode PD of the pixel unit  $P_{m,n}$ .

The control section 80 makes the imaging photodetecting section 10 on standby after completing readout up to the last row. That is, the control section 80 makes the gs\_mode signal high level to make the reset(m) signal and trans(m) signal to be supplied to all pixel units  $P_{m,n}$  from the row selection section 30 high level and make the address(m) signal low level. Accordingly, in all pixel units  $P_{m,n}$ , the transistors T1, T2 both become an ON state, so that charge accumulation in the junction capacitance section (first charge accumulating section) of the photodiode PD is continuously initialized, and charge accumulation in the floating diffusion region (second charge accumulating section) connected to the gate terminal of the transistor T3 is also continuously initialized. Thereafter, the above-described operation is repeated.

As in the above, the solid-state imaging device 1 according to the present embodiment starts a charge accumulating operation simultaneously in all pixel units  $P_{m,n}$  at the start of a light incidence, and ends the charge accumulating operation to perform signal readout sequentially for each row after the light incidence ends, and can thus perform correlated double sampling. Moreover, because this solid-state imaging device 1 can perform signal readout immediately after ending the charge accumulating operation, the time until performing signal output after transferring a charge to the floating diffusion region (second charge accumulating section) can be reduced. Therefore, the solid-state imaging device 1 can perform high-accuracy imaging even when the incident period of light to be imaged is considerably short.

Next, a judgment on the start and end of a light incidence by the control section 80 will be described. As the simplest method, the control section 80 can judge, as a light incidence start time, the time where the absolute value of trigger data output from the trigger data output section 70 changed into a state of being in excess of a threshold from a state being less than the threshold, and can judge, as a light incidence end time, the time where the absolute value of trigger data changed into a state of being less than the threshold from a state of being in excess of the threshold.

However, in this simple judging method, an erroneous judgment may be made when trigger data output from the

## 11

trigger data output section 70 includes noise or when a light incidence is repeated in a pulsed manner over a predetermined period. In particular, when the solid-state imaging device 1 is used for intraoral X-ray imaging, it is highly likely that such an erroneous judgment is made.

For example, a solid-state imaging device to be used for intraoral X-ray imaging is a portable device and thus impacts such as falls may occur in some cases, and a patient may bite the device body or its cable in some other cases, so that noise may be momentarily superimposed on trigger data due to these factors.

Moreover, for the solid-state imaging device to be used for intraoral X-ray imaging, a single X-ray pulse may be made incident in some cases, and a plurality of X-ray pulses may be repeatedly made incident over a predetermined period in some other cases. FIG. 8 is a view showing examples of light incidence patterns. There is only an incidence of a single pulse in the light incidence patterns shown in (a) and (b) in FIG. 8, while an incidence of a plurality of light pulses is repeated over a predetermined period in the light incidence patterns shown in (c) and (d) in FIG. 8. In (c) in FIG. 8, an incidence interval exists between one light pulse and the next light pulse. In (d) in FIG. 8, one light pulse is followed immediately by an incidence of the next light pulse.

In the case of the light incidence patterns shown in (c) and (d) in FIG. 8, if charge accumulation is ended in each pixel unit  $P_{m,n}$  as a result of judging, as a light incidence end time, the time where the absolute value of trigger data changed into a state of being less than a threshold from a state of being in excess of the threshold, the second light pulse onward out of the plurality of light pulses cannot be imaged.

The judging method by the control section 80 to be described in the following allows accurately judging the start and end of a light incidence even when trigger data output from the trigger data output section 70 includes noise or when a light incidence is repeated in a pulsed manner over a predetermined period.

FIG. 9 is a view for explaining a judgment on a light incidence start by the control section 80 included in the solid-state imaging device 1 according to the present embodiment. As shown in FIG. 9, when the absolute value of trigger data output from the trigger data output section 70 has changed into a state of being in excess of a first threshold from a state of being less than the threshold, and then the state where the absolute value of trigger data is in excess of the first threshold has continued for a predetermined time  $\tau_1$  or more, the control section 80 judges it as a light incidence start. Further, the control section 80, as shown in FIG. 10, if judging it as a light incidence start, causes a change from a standby state into a charge accumulating operation simultaneously for each pixel unit  $P_{m,n}$  of the imaging photodetecting section 10.

On the other hand, even when the absolute value of trigger data has changed into a state of being in excess of a first threshold from a state of being less than the first threshold, if the subsequent duration of the state where the absolute value of trigger data is in excess of the first threshold is less than the predetermined time  $\tau_1$ , the control section 80 judges that the trigger data is superimposed with noise, and does not judge it as a light incidence start. At this time, the control section 80 makes each pixel unit  $P_{m,n}$  of the imaging photodetecting section 10 remain on standby, and continuously initializes the junction capacitance section of the photodiode PD of each pixel unit  $P_{m,n}$ .

Here, the time  $\tau_1$  is set to a value larger than the pulse width of noise to be superimposed on trigger data to be output from the trigger data output section 70, and is set to, for example, 100  $\mu$ s or more.

## 12

FIG. 11 and FIG. 12 are views for explaining a judgment on a light incidence end by the control section 80 included in the solid-state imaging device 1 according to the present embodiment. As shown in these figures, when the absolute value of trigger data output from the trigger data output section 70 has changed into a state of being less than a second threshold from a state of being in excess of the second threshold, and then a state where the absolute value of trigger data is not in excess of the second threshold has continued for a time  $\tau_2$  or more, the control section 80 judges it as a light incidence end. Further, the control section 80, as shown in FIG. 13, if judging it as a light incidence end, ends the charge accumulating operation to cause the signal readout operation to be performed sequentially for each row of the imaging photodetecting section 10.

On the other hand, even when the absolute value of trigger data has changed into a state of being less than a second threshold from a state of being in excess of the second threshold, when the absolute value of trigger data exceeds the second threshold in the following time  $\tau_2$ , the control section 80 judges that the light incidence has not yet ended. At this time, the control section 80 makes each pixel unit  $P_{m,n}$  of the imaging photodetecting section 10 continue the charge accumulating operation.

Moreover, the time  $\tau_2$  is appropriately set according to the repetition period of light incident pulses. For example, when a light source (X-ray source) is driven by a commercial power supply having a frequency of 50 Hz or 60 Hz, the patterns of light pulses emitted from the light source and made incident on the solid-state imaging device 1 are as shown in FIG. 14. The repetition frequency of light pulses is 50 Hz or 60 Hz as shown in (a) in FIG. 14, or a double frequency thereof as shown in (b) in FIG. 14. As shown in (a) in FIG. 14, since the time interval from a non-incidence to incidence of light is 10 ms at the maximum, it is preferable that the time  $\tau_2$  is set 12.5 ms or more.

FIG. 15 is a timing chart for explaining operation of the solid-state imaging device 1 according to the present embodiment. FIG. 15 is a timing chart in the case of the light incidence patterns shown in (c) and (d) in FIG. 8 ((a) and (b) in FIG. 14). In this case, the control section 80 judges it as a light incidence end after the end of an incidence of the last light pulse out of the plurality of light pulses, and brings the imaging photodetecting section 10 into a signal readout period. The other operations are the same as those described with FIG. 7.

The solid-state imaging device according to the present invention is not limited to the embodiment and configuration example described above, and various modifications can be made.

In the solid-state imaging device according to the above-described embodiment, used is a configuration including an imaging photodetecting section where  $M \times N$  pixel units  $P_{1,1}$  to  $P_{M,N}$  are two-dimensionally arrayed in  $M$  rows and  $N$  columns and a control section that controls operation of each pixel unit  $P_{m,n}$  of the imaging photodetecting section. Here,  $M$  and  $N$  are each an integer not less than 2,  $m$  is an integer not less than 1 and not more than  $M$ , and  $n$  is an integer not less than 1 and not more than  $N$ .

Moreover, each pixel unit  $P_{m,n}$  includes a photodiode that generates charge of an amount according to an incident light amount, a first charge accumulating section that accumulates a charge generated in the photodiode, a second charge accumulating section to which a charge accumulated in the first charge accumulating section is transferred, a first initializing section that initializes charge accumulation in the first charge accumulating section, a second initializing section that ini-

13

tializes charge accumulation in the second charge accumulating section, a transfer section that transfers a charge accumulated in the first charge accumulating section to the second charge accumulating section, and an output section that outputs pixel data according to an amount of charge accumulated in the second charge accumulating section to a wiring line  $L_n$ .

Further, the control section (a) ends an initializing operation by the first initializing section and starts a charge accumulating operation by the first charge accumulating section simultaneously for the  $M \times N$  pixel units  $P_{1,1}$  to  $P_{M,N}$  of the imaging photodetecting section, and (b) then, sequentially for each row of the imaging photodetecting section, for each pixel unit  $P_{m,n}$ , ends an initializing operation by the second initializing section and causes a charge transferring operation by the transfer section and a data outputting operation by the output section to be performed.

It is preferable that the solid-state imaging device having the above-described configuration further includes a holding section including  $N$  holding circuits  $H_1$  to  $H_N$  that are input with and hold pixel data output from the pixel unit  $P_{m,n}$  of the imaging photodetecting section, and a pixel data output section that is input with pixel data held and output by each holding circuit  $H_n$  and outputs the pixel data after applying operation. In this case, each holding circuit  $H_n$  is connected with  $M$  pixel units  $P_{1,n}$  to  $P_{M,n}$  of the  $n$ -th column and by a wiring line  $L_n$  in the imaging photodetecting section, is input with and holds pixel data indicating a noise component output to the wiring line  $L_n$  from the pixel unit  $P_{m,n}$ , as well as is input with and holds pixel data indicating a signal component superimposed with a noise component output to the wiring line  $L_n$  from the pixel unit  $P_{m,n}$ , and outputs these two holding pixel data. Moreover, the pixel data output section is input with two pixel data held and output by each holding circuit  $H_n$ , and outputs pixel data according to a difference between these two pixel data.

It is preferable that the solid-state imaging device having the above-described configuration further includes a trigger photodetecting section including a trigger photodiode that generates charge of an amount according to an incident light amount, and a trigger data output section that outputs trigger data according to an amount of charge generated in the trigger photodetecting section. In this case, the control section (a) judges a start and end of a light incidence based on trigger data output from the trigger data output section, (b) if judging as a start of a light incidence, ends an initializing operation by the first initializing section and starts a charge accumulating operation by the first charge accumulating section simultaneously for the  $M \times N$  pixel units  $P_{1,1}$  to  $P_{M,N}$  of the imaging photodetecting section, and (c) if judging as an end of a light incidence, sequentially for each row of the imaging photodetecting section, for each pixel unit  $P_{m,n}$ , ends an initializing operation by the second initializing section and causes a charge transferring operation by the transfer section and a data outputting operation by the output section to be performed.

At this time, it is preferable that, when an absolute value of trigger data output from the trigger data output section has changed into a state of being in excess of a first threshold from a state of being less than the first threshold, and then the state where the absolute value of the trigger data is in excess of the first threshold has continued for a predetermined time  $\tau_1$  or more, the control section judges it as a start of a light incidence. Moreover, it is preferable that, when an absolute value of trigger data output from the trigger data output section has changed into a state of being less than a second threshold from a state of being in excess of the second threshold, and then a state where the absolute value of the trigger data is not in

14

excess of the second threshold has continued for a time  $\tau_2$  or more, the control section judges it as an end of a light incidence. Moreover, it is preferable that  $\tau_2 > \tau_1$ .

Moreover, it is preferable that, when an absolute value of trigger data output from the trigger data output section has changed into a state of being in excess of a first threshold from a state of being less than the first threshold and then the state where the absolute value of the trigger data is in excess of the first threshold has continued for a predetermined time  $\tau_1$  or more, the control section judges it as a start of a light incidence, and when an absolute value of trigger data output from the trigger data output section has changed into a state of being less than a second threshold from a state of being in excess of the second threshold, and then a state where the absolute value of the trigger data is not in excess of the second threshold has continued for a predetermined time  $\tau_2$  or more, the control section judges it as an end of a light incidence, and  $\tau_2$  is ten times or more longer than  $\tau_1$ .

#### INDUSTRIAL APPLICABILITY

The present invention can be used as a solid-state imaging device capable of performing high-accuracy imaging even when the incident period of light to be imaged is considerably short.

#### REFERENCE SIGNS LIST

1—solid-state imaging device, 10—imaging photodetecting section, 20—trigger photodetecting section, 30—row selection section, 40—column selection section, 50—holding section, 60—pixel data output section, 61—difference operation circuit, 62—A/D converter circuit, 70—trigger data output section, 71—I/V converter circuit, 72—A/D converter circuit, 80—control section,  $P_{1,1}$  to  $P_{M,N}$ —pixel unit.

The invention claimed is:

1. A solid-state imaging device comprising an imaging photodetecting section where  $M \times N$  pixel units  $P_{1,1}$  to  $P_{M,N}$  are two-dimensionally arrayed in  $M$  rows and  $N$  columns, and a control section that controls operation of each pixel unit  $P_{m,n}$  of the imaging photodetecting section, wherein

each pixel unit  $P_{m,n}$  includes a photodiode that generates charge of an amount according to an incident light amount, a first charge accumulating section that accumulates a charge generated in the photodiode, a second charge accumulating section to which a charge accumulated in the first charge accumulating section is transferred, a first initializing section that initializes charge accumulation in the first charge accumulating section, a second initializing section that initializes charge accumulation in the second charge accumulating section, a transfer section that transfers a charge accumulated in the first charge accumulating section to the second charge accumulating section, and an output section that outputs pixel data according to an amount of charge accumulated in the second charge accumulating section to a wiring line  $L_n$ , and

the control section ends an initializing operation by the first initializing section and starts a charge accumulating operation by the first charge accumulating section simultaneously for the  $M \times N$  pixel units  $P_{1,1}$  to  $P_{M,N}$  of the imaging photodetecting section, and then, sequentially for each row of the imaging photodetecting section, for each pixel unit  $P_{m,n}$ , ends an initializing operation by the second initializing section and causes a charge transferring operation by the transfer section and



## 15

a data outputting operation by the output section to be performed (provided that M and N are each an integer not less than 2, m is an integer not less than 1 and not more than M, and n is an integer not less than 1 and not more than N).

2. The solid-state imaging device according to claim 1, further comprising a holding section including N holding circuits  $H_1$  to  $H_N$  that are input with and hold pixel data output from the pixel unit  $P_{m,n}$  of the imaging photodetecting section, and a pixel data output section that is input with pixel data held and output by each holding circuit  $H_n$  and outputs the pixel data after applying operation, wherein

each holding circuit  $H_n$  is connected with M pixel units  $P_{1,n}$  to  $P_{M,n}$  of the n-th column and by the wiring line  $L_n$  in the imaging photodetecting section, is input with and holds pixel data indicating a noise component output to the wiring line  $L_n$  from the pixel unit  $P_{m,n}$ , as well as is input with and holds pixel data indicating a signal component superimposed with a noise component output to the wiring line  $L_n$  from the pixel unit  $P_{m,n}$  and outputs these two holding pixel data, and

the pixel data output section is input with two pixel data held and output by each holding circuit  $H_n$ , and outputs pixel data according to a difference between these two pixel data.

3. The solid-state imaging device according to claim 1, further comprising a trigger photodetecting section including a trigger photodiode that generates charge of an amount according to an incident light amount, and a trigger data output section that outputs trigger data according to an amount of charge generated in the trigger photodetecting section, wherein

the control section

judges a start and end of a light incidence based on trigger data output from the trigger data output section,

if judging as a start of a light incidence, ends an initializing operation by the first initializing section and starts a charge accumulating operation by the first charge accumulating section simultaneously for the MxN pixel units  $P_{1,1}$  to  $P_{M,N}$  of the imaging photodetecting section, and if judging as an end of a light incidence, sequentially for each row of the imaging photodetecting section, for each pixel unit  $P_{m,n}$ , ends an initializing operation by the

## 16

second initializing section and causes a charge transferring operation by the transfer section and a data outputting operation by the output section to be performed.

4. The solid-state imaging device according to claim 3, wherein

when an absolute value of trigger data output from the trigger data output section has changed into a state of being in excess of a first threshold from a state of being less than the first threshold, and then the state where the absolute value of the trigger data is in excess of the first threshold has continued for a predetermined time  $\tau_1$  or more, the control section judges it as a start of a light incidence.

5. The solid-state imaging device according to claim 3, wherein

when an absolute value of trigger data output from the trigger data output section has changed into a state of being less than a second threshold from a state of being in excess of the second threshold, and then a state where the absolute value of the trigger data is not in excess of the second threshold has continued for a predetermined time  $\tau_2$  or more, the control section judges it as an end of a light incidence.

6. The solid-state imaging device according to claim 3, wherein

when an absolute value of trigger data output from the trigger data output section has changed into a state of being in excess of a first threshold from a state of being less than the first threshold and then the state where the absolute value of the trigger data is in excess of the first threshold has continued for a predetermined time  $\tau_1$  or more, the control section judges it as a start of a light incidence, and

when an absolute value of trigger data output from the trigger data output section has changed into a state of being less than a second threshold from a state of being in excess of the second threshold, and then a state where the absolute value of the trigger data is not in excess of the second threshold has continued for a predetermined time  $\tau_2$  or more, the control section judges it as an end of a light incidence, and

$\tau_2$  is ten times or more longer than  $\tau_1$ .

\* \* \* \* \*